IC Phoenix
 
Home ›  7710 > 74ALVT16823-74ALVT16823DL,18-bit bus-interface D-type flip-flop with reset and enable; 3-state
74ALVT16823-74ALVT16823DL Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74ALVT16823PHIN/a800avai18-bit bus-interface D-type flip-flop with reset and enable 3-State
74ALVT16823DLPHIN/a1489avai18-bit bus-interface D-type flip-flop with reset and enable; 3-state
74ALVT16823DLPHILIPSN/a12avai18-bit bus-interface D-type flip-flop with reset and enable; 3-state


74ALVT16823DL ,18-bit bus-interface D-type flip-flop with reset and enable; 3-statePIN CONFIGURATION LOGIC SYMBOL (IEEE/IEC)1MR 1 56 1CP21OE EN11OE 2 55 1CE11MR R21Q0 3 54 1D0551CE G ..
74ALVT16823DL ,18-bit bus-interface D-type flip-flop with reset and enable; 3-stateINTEGRATED CIRCUITS74ALVT1682318-bit bus-interface D-type flip-flop with reset and enable (3-State) ..
74ALVT16827DGG ,20-bit buffer/line driver; non-inverting; 3-state
74ALVT16827DGG ,20-bit buffer/line driver; non-inverting; 3-state
74ALVT16827DL ,20-bit buffer/line driver; non-inverting; 3-state
74ALVT16827DL ,20-bit buffer/line driver; non-inverting; 3-state
74HC573DB ,74HC/HCT573; Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC573DB ,74HC/HCT573; Octal D-type transparent latch; 3-stateapplications. A latch enable (LE) input and an output enable (OE) input are common to all latches.W ..
74HC573N ,Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC573PW ,74HC/HCT573; Octal D-type transparent latch; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC574D ,74HC/HCT574; Octal D-type flip-flop; positive edge-trigger; 3-stateLogic diagram74HC_HCT574 All information provided in this document is subject to legal disclaimers. ..
74HC574DB ,74HC/HCT574; Octal D-type flip-flop; positive edge-trigger; 3-stateapplications. A clock (CP)CCthe “564”, but has non-invertingand an output enable (OE) input areoutp ..


74ALVT16823-74ALVT16823DL
18-bit bus-interface D-type flip-flop with reset and enable 3-State
Product specification
Supersedes data of 1998 Mar 03
IC23 Data Handbook
1998 Jun 12
Philips Semiconductors Product specification
74ALVT168232.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
FEATURES
Two sets of high speed parallel registers with positive
edge-triggered D-type flip-flops 5V I/O Compatible Ideal where high speed, light loading, or increased fan-in are
required with MOS microprocessors Live insertion/extraction permitted Power-up 3-State Power-up Reset No bus current loading when output is tied to 5 V bus Output capability: +64mA/–32mA Latch-up protection exceeds 500mA per Jedec Std 17 ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model Bus hold data inputs eliminate the need for external pull-up
resistors to hold unused inputs
DESCRIPTION

The 74ALVT16823 18-bit bus interface register is designed to
eliminate the extra packages required to buffer existing registers and
provide extra data width for wider data/address paths of buses
carrying parity.
The 74ALVT16823 has two 9-bit wide buffered registers with Clock
Enable (nCE) and Master Reset (nMR) which are ideal for parity bus
interfacing in high microprogrammed systems.
The registers are fully edge-triggered. The state of each D input, one
set-up time before the Low-to-High clock transition is transferred to
the corresponding flip-flop’s Q output.
It is designed for VCC operation from 2.5 V to 3.0 V with I/O
compatibility to 5 V.
QUICK REFERENCE DATA
ORDERING INFORMATION
PIN DESCRIPTION
Philips Semiconductors Product specification
74ALVT168232.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
PIN CONFIGURATION
LOGIC SYMBOL (IEEE/IEC)
LOGIC DIAGRAM
Philips Semiconductors Product specification
74ALVT168232.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
FUNCTION TABLE
= High voltage level= High voltage level one set-up time prior to the Low-to-High clock transition= Low voltage level = Low voltage level one set-up time prior to the Low-to-High clock transition
NC= No change= Don’t care= High impedance “off” state= Low to High clock transition= Not a Low-to-High clock transition
ABSOLUTE MAXIMUM RATINGS1, 2
NOTES:
Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
Philips Semiconductors Product specification
74ALVT168232.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
RECOMMENDED OPERATING CONDITIONS
DC ELECTRICAL CHARACTERISTICS (3.3V 0.3V RANGE)
NOTES:
All typical values are at VCC = 3.3V and Tamb = 25°C. This is the increase in supply current for each input at the specified voltage level other than VCC or GND This parameter is valid for any VCC between 0V and 1.2V with a transition time of up to 10msec. From VCC = 1.2V to VCC = 3.3V ± 0.3V a
transition time of 100μsec is permitted. This parameter is valid for Tamb = 25°C only.
Philips Semiconductors Product specification
74ALVT168232.5V/3.3V 18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
AC CHARACTERISTICS (3.3V 0.3V RANGE)

GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500Ω , Tamb = –40°C to +85°C
NOTE:
All typical values are at VCC = 3.3 V and Tamb = 25°C
AC SETUP REQUIREMENTS (3.3V 0.3V RANGE)

GND = 0V, tR = tF = 2.5ns, CL = 50pF, RL = 500Ω , Tamb = –40°C to +85°C
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED