74AUP1G06GM ,Low-power inverter with open-drain outputGeneral descriptionThe 74AUP1G06 provides the single inverting buffer with open-drain output. The o ..
74AUP1G07GM ,Low-power buffer with open-drain outputGeneral descriptionThe 74AUP1G07 provides the single non-inverting buffer with open-drain output. T ..
74AUP1G07GW ,Low-power buffer with open-drain outputFeatures and benefits Wide supply voltage range from 0.8 V to 3.6 V High noise immunity Complies ..
74AUP1G08GF ,Low-power 2-input AND gateFeatures and benefits Wide supply voltage range from 0.8 V to 3.6 V High noise immunity Complies ..
74AUP1G08GM ,Low-power 2-input AND gateGeneral descriptionThe 74AUP1G08 provides the single 2-input AND function.Schmitt-trigger action at ..
74AUP1G08GW ,Low-power 2-input AND gateLogic diagram74AUP1G08 All information provided in this document is subject to legal disclaimers. ..
74HC595N ,8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC595N. ,8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateAPPLICATIONS storage register.• Serial-to-parallel data conversionThe shift register has a serial i ..
74HC595PW ,8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateFEATURES DESCRIPTION• 8-bit serial input The 74HC/HCT595 are high-speed Si-gate CMOS devicesand are ..
74HC597 ,8-bit shift register with input flip-flops
74HC597 ,8-bit shift register with input flip-flops
74HC597D ,8-bit shift register with input flip-flopsINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74AUP1G06GM
Low-power inverter with open-drain output
1. General descriptionThe 74AUP1G06 provides the single inverting buffer with open-drain output. The output of
the device is an open drain and can be connected to other open-drain outputs to
implement active-LOW wired-OR or active-HIGH wired-AND functions.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2. Features and benefits Wide supply voltage range from 0.8 Vto 3.6V High noise immunity Complies with JEDEC standards: JESD8-12 (0.8 Vto 1.3 V) JESD8-11 (0.9 Vto 1.65V) JESD8-7 (1.2 Vto 1.95V) JESD8-5 (1.8 Vto 2.7V) JESD8-B (2.7 Vto 3.6V) ESD protection: HBM JESD22-A114F Class 3A exceeds 5000V MM JESD22-A115-A exceeds 200V CDM JESD22-C101E exceeds 1000V Low static power consumption; ICC = 0.9 A (maximum) Latch-up performance exceeds 100 mA per JESD 78 Class II Inputs accept voltages up to 3.6V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial Power-down mode operation Multiple package options Specified from 40 Cto+85 C and 40 Cto+125C
74AUP1G06
Low-power inverter with open-drain output
Rev. 7 — 28 June 2012 Product data sheet
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
3. Ordering information
4. Marking[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
Table 1. Ordering information74AUP1G06GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads;
body width 1.25 mm
SOT353-1
74AUP1G06GM 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads;
6 terminals; body 1 1.45 0.5 mm
SOT886
74AUP1G06GF 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads;
6 terminals; body 11 0.5 mm
SOT891
74AUP1G06GN 40 C to +125C XSON6 extremely thin small outline package; no leads; terminals; body 0.9 1.0 0.35 mm
SOT1115
74AUP1G06GS 40 C to +125C XSON6 extremely thin small outline package; no leads; terminals; body 1.0 1.0 0.35 mm
SOT1202
74AUP1G06GX 40 C to +125C X2SON5 X2SON5: plastic thermal enhanced extremely thin
small outline package; no leads; 5 terminals;
body 0.8 0.8 0.35 mm
SOT1226
Table 2. Marking74AUP1G06GW pR
74AUP1G06GM pR
74AUP1G06GF pR
74AUP1G06GN pR
74AUP1G06GS pR
74AUP1G06GX pR
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
6. Pinning information
6.1 Pinning
6.2 Pin description
Table 3. Pin descriptionn.c. 1 1 not connected 2 2 data input
GND 3 3 ground (0V) 4 4 data output
n.c. - 5 not connected
VCC 5 6 supply voltage
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
7. Functional description[1] H= HIGH voltage level;= LOW voltage level;= high-impedance OFF state.
8. Limiting values[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For TSSOP5 packages: above 87.5 C the value of Ptot derates linearly with 4.0 mW/K.
For XSON6 and X2SON5 packages: above 118 C the value of Ptot derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 4. Function table[1]
Table 5. Limiting valuesIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
VCC supply voltage 0.5 +4.6 V
IIK input clamping current VI <0V 50 - mA input voltage [1] 0.5 +4.6 V
IOK output clamping current VO <0V 50 - mA output voltage Active mode and Power-down mode [1] 0.5 +4.6 V output current VO =0 VtoVCC -+20 mA
ICC supply current - +50 mA
IGND ground current 50 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb= 40 C to +125C [2] -250 mW
Table 6. Recommended operating conditionsVCC supply voltage 0.8 3.6 V input voltage 0 3.6 V output voltage Active mode 0 VCC V
Power-down mode; VCC =0V 0 3.6 V
Tamb ambient temperature 40 +125 C
t/V input transition rise and fall rate VCC= 0.8 V to 3.6V 0 200 ns/V
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
10. Static characteristicsTable 7. Static characteristicsAt recommended operating conditions; voltages are referenced to GND (ground=0V).
Tamb = 25 CVIH HIGH-level input voltage VCC = 0.8 V 0.70 VCC -- V
VCC = 0.9 V to 1.95 V 0.65 VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.30 VCCV
VCC = 0.9 V to 1.95 V - - 0.35 VCCV
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V
IO = 1.1 mA; VCC = 1.1 V - - 0.3 VCC V
IO = 1.7 mA; VCC = 1.4 V - - 0.31 V
IO = 1.9 mA; VCC = 1.65 V - - 0.31 V
IO = 2.3 mA; VCC = 2.3 V - - 0.31 V
IO = 3.1 mA; VCC = 2.3 V - - 0.44 V
IO = 2.7 mA; VCC = 3.0 V - - 0.31 V
IO = 4.0 mA; VCC = 3.0 V - - 0.44 V input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.1 A
IOZ OFF-state output current VI = VIL; VO = 0 V to 3.6 V; VCC = 0 V
to 3.6 V 0.1 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.2 A
IOFF additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC =0 Vto 0.2 V 0.2 A
ICC supply current VI = GND or VCC; IO = 0A;
VCC= 0.8V to 3.6V 0.5 A
ICC additional supply current VI = VCC 0.6 V; IO = 0 A; VCC =3.3V - - 40 A input capacitance VCC = 0 V to 3.6 V; VI = GND or VCC -0.8 -pF output capacitance output enabled; VO = GND; VCC = 0 V - 1.7 - pF
output disabled; VO = GND; VCC = 0 V - 1.1 - pF
Tamb = 40 C to +85C
VIH HIGH-level input voltage VCC = 0.8 V 0.70 VCC -- V
VCC = 0.9 V to 1.95 V 0.65 VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.30 VCCV
VCC = 0.9 V to 1.95 V - - 0.35 VCCV
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain outputVOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V
IO = 1.1 mA; VCC = 1.1 V - - 0.3 VCC V
IO = 1.7 mA; VCC = 1.4 V - - 0.37 V
IO = 1.9 mA; VCC = 1.65 V - - 0.35 V
IO = 2.3 mA; VCC = 2.3 V - - 0.33 V
IO = 3.1 mA; VCC = 2.3 V - - 0.45 V
IO = 2.7 mA; VCC = 3.0 V - - 0.33 V
IO = 4.0 mA; VCC = 3.0 V - - 0.45 V input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.5 A
IOZ OFF-state output current VI = VIL; VO = 0 V to 3.6 V; VCC = 0 V
to 3.6 V 0.5 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.5 A
IOFF additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC =0 Vto 0.2 V 0.6 A
ICC supply current VI = GND or VCC; IO = 0A;
VCC= 0.8V to 3.6V 0.9 A
ICC additional supply current VI = VCC 0.6 V; IO = 0 A; VCC =3.3V - - 50 A
Tamb = 40 C to +125C
VIH HIGH-level input voltage VCC = 0.8 V 0.75 VCC -- V
VCC = 0.9 V to 1.95 V 0.70 VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.25 VCCV
VCC = 0.9 V to 1.95 V - - 0.30 VCCV
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.11 V
IO = 1.1 mA; VCC = 1.1 V - - 0.33 VCCV
IO = 1.7 mA; VCC = 1.4 V - - 0.41 V
IO = 1.9 mA; VCC = 1.65 V - - 0.39 V
IO = 2.3 mA; VCC = 2.3 V - - 0.36 V
IO = 3.1 mA; VCC = 2.3 V - - 0.50 V
IO = 2.7 mA; VCC = 3.0 V - - 0.36 V
IO = 4.0 mA; VCC = 3.0 V - - 0.50 V input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.75 A
IOZ OFF-state output current VI = VIL; VO = 0 V to 3.6 V; VCC = 0 V
to 3.6 V 0.75 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.75 A
Table 7. Static characteristics …continuedAt recommended operating conditions; voltages are referenced to GND (ground=0V).
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
11. Dynamic characteristicsIOFF additional power-off
leakage current
VI or VO = 0 V to 3.6 V;
VCC =0 Vto 0.2 V 0.75 A
ICC supply current VI = GND or VCC; IO = 0A;
VCC= 0.8V to 3.6V 1.4 A
ICC additional supply current VI = VCC 0.6 V; IO = 0 A; VCC =3.3V - - 75 A
Table 7. Static characteristics …continuedAt recommended operating conditions; voltages are referenced to GND (ground=0V).
Table 8. Dynamic characteristicsVoltages are referenced to GND (ground=0 V); for test circuit see Figure9.
CL = 5 pFtpd propagation delay Ato Y; see Figure8 [2]
VCC = 0.8 V - 12.8 - - - - ns
VCC = 1.1 V to 1.3 V 2.3 4.3 9.9 2.0 10.9 12.0 ns
VCC = 1.4 V to 1.6 V 1.8 3.1 6.1 1.5 7.1 7.8 ns
VCC = 1.65 V to 1.95 V 1.5 2.8 4.7 1.2 5.7 6.3 ns
VCC = 2.3 V to 2.7 V 1.2 2.2 3.2 1.0 3.9 4.3 ns
VCC = 3.0 V to 3.6 V 1.1 2.2 3.3 0.8 3.6 4.0 ns
CL = 10 pFtpd propagation delay Ato Y; see Figure8 [2]
VCC = 0.8 V - 15.8 - - - - ns
VCC = 1.1 V to 1.3 V 2.7 5.4 11.2 2.5 13.2 15.0 ns
VCC = 1.4 V to 1.6 V 2.2 3.9 7.0 2.0 8.5 9.4 ns
VCC = 1.65 V to 1.95 V 1.9 3.6 5.4 1.7 6.7 7.4 ns
VCC = 2.3 V to 2.7 V 1.7 2.9 3.8 1.4 4.5 5.0 ns
VCC = 3.0 V to 3.6 V 1.6 3.2 4.6 1.2 4.9 5.4 ns
CL = 15 pFtpd propagation delay Ato Y; see Figure8 [2]
VCC = 0.8 V - 18.8 - - - - ns
VCC = 1.1 V to 1.3 V 3.2 6.4 12.2 2.9 15.2 17.0 ns
VCC = 1.4 V to 1.6 V 2.6 4.6 7.7 2.3 9.4 10.0 ns
VCC = 1.65 V to 1.95 V 2.3 4.5 6.6 2.1 7.3 8.1 ns
VCC = 2.3 V to 2.7 V 2.1 3.5 4.6 1.7 5.1 5.7 ns
VCC = 3.0 V to 3.6 V 2.0 4.0 6.0 1.5 6.5 7.2 ns
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output[1] All typical values are measured at nominal VCC.
[2] tpd is the same as tPZL and tPLZ.
[3] CPD is used to determine the dynamic power dissipation (PD in W). =CPD VCC2fi Nwhere:= input frequency in MHz;
VCC= supply voltage in V;= number of inputs switching.
12. Waveforms
CL = 30 pFtpd propagation delay Ato Y; see Figure8 [2]
VCC = 0.8 V - 27.8 - - - - ns
VCC = 1.1 V to 1.3 V 4.4 9.3 16.5 3.9 19.3 21.3 ns
VCC = 1.4 V to 1.6 V 3.6 6.8 10.1 3.2 12.0 13.2 ns
VCC = 1.65 V to 1.95 V 3.2 6.8 10.7 2.9 11.0 12.1 ns
VCC = 2.3 V to 2.7 V 2.9 5.3 7.2 2.6 7.8 8.6 ns
VCC = 3.0 V to 3.6 V 2.9 6.5 10.5 2.5 10.8 11.9 ns
CL = 5 pF, 10 pF, 15 pF and 30 pFCPD power dissipation
capacitance
fi = 1 MHz; VI= GND to VCC [3]
VCC = 0.8 V - 0.5 - - - - pF
VCC = 1.1 V to 1.3 V - 0.6 - - - - pF
VCC = 1.4 V to 1.6 V - 0.7 - - - - pF
VCC = 1.65 V to 1.95 V - 0.7 - - - - pF
VCC = 2.3 V to 2.7 V - 1.0 - - - - pF
VCC = 3.0 V to 3.6 V - 1.2 - - - - pF
Table 8. Dynamic characteristics …continuedVoltages are referenced to GND (ground=0 V); for test circuit see Figure9.
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output[1] For measuring enable and disable times RL = 5 k, for measuring propagation delays, setup and hold times and pulse width RL = 1 M.
Table 9. Measurement points0.8 V to 1.6 V 0.5 VCC 0.5 VCC VOL +0.1V
1.65 V to 2.7 V 0.5 VCC 0.5 VCC VOL +0.15V
3.0 V to 3.6 V 0.5 VCC 0.5 VCC VOL +0.3V
Table 10. Test data0.8 V to 3.6 V 5 pF, 10 pF, 15 pF and 30 pF 5 k or 1 M open GND 2 VCC
NXP Semiconductors 74AUP1G06
Low-power inverter with open-drain output
13. Package outline