74HC595 ,8 BIT SHIFT REGISTER WITH OUTPUT LATCHES 3 STATEMAXIMUM RATINGS*Symbol Parameter Value UnitThis device contains protectioncircuitry to guard agains ..
74HC595. ,8 BIT SHIFT REGISTER WITH OUTPUT LATCHES 3 STATELOGIC DIAGRAMTIMING CHART3/13M54/M74HC595PIN DESCRIPTION IEC LOGIC SYMBOLPIN No SYMBOL NAME AND FUN ..
74HC595BQ ,8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateFEATURES DESCRIPTION• 8-bit serial input The 74HC/HCT595 are high-speed Si-gate CMOS devicesand are ..
74HC595D ,8-bit serial-in/serial or parallel-out shift register with output latches; 3-stateINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC595D. ,8-bit serial-in/serial or parallel-out shift register with output latches; 3-state 74HC595; 74HCT5958-bit serial-in, serial or parallel-out shift register with output latches; 3-sta ..
74HC595DB ,8-bit serial-in, serial or parallel-out shift register with output latches; 3-stateFEATURES DESCRIPTION• 8-bit serial input The 74HC/HCT595 are high-speed Si-gate CMOS devicesand are ..
74S05 , HEX INVERTER WITH OPEN-COLLECTOR OUTPUTS
74S140 , Dual 4-Input NAND 50Ω Line Driver
74S241 ,Octal 3-State Buffer / Line Driver / Line ReceiverFeatures I Typical power dissipation (enabled)
. . . Inverting 450 mW
I 3-STATE outputs drive bus ..
74SSTUB32868AZRHR ,28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85These devices have limited built-in ESD protection. The leads should be shorted together or the dev ..
74SSTUB32868ZRHR ,28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA -40 to 85These devices have limited built-in ESD protection. The leads should be shorted together or the dev ..
74SSTV16859DGGRG4 ,13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs 64-TSSOP 0 to 70logic diagram (positive logic)51RESET48CLK49CLK45VREFOne of 13 channels35D1 16Q1A1DC132RQ1BTo 12 Ot ..
74HC595
8 BIT SHIFT REGISTER WITH OUTPUT LATCHES 3 STATE
! $#!!!$# $##
"#!%##$# $#"
High–Performance Silicon–Gate CMOSThe MC74HC595A consists of an 8–bit shift register and an 8–bit
D–type latch with three–state parallel outputs. The shift register
accepts serial data and provides a serial output. The shift register also
provides parallel data to the 8–bit latch. The shift register and latch
have independent clock inputs. This device also has an asynchronous
reset for the shift register.
The HC595A directly interfaces with the SPI serial data port on
CMOS MPUs and MCUs. Output Drive Capability: 15 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating V oltage Range: 2.0 to 6.0 V Low Input Current: 1.0 μA High Noise Immunity Characteristic of CMOS Devices In Compliance with the Requirements Defined by JEDEC Standard
No. 7A Chip Complexity: 328 FETs or 82 Equivalent Gates Improvements over HC595 Improved Propagation Delays 50% Lower Quiescent Power Improved Input Noise and Latchup Immunity
LOGIC DIAGRAMSERIAL
DATA
INPUT
SHIFT
CLOCK
RESET
LATCH
CLOCK
OUTPUT
ENABLE
SQH
GND = PIN 8
PARALLEL
DATA
OUTPUTS
SERIAL
DATA
OUTPUT
