DP83865DVH ,Gig PHYTER V 10/100/1000 Ethernet Physical LayerGeneral DescriptionThe DP83865 is a fully featured Physical Layer transceiver ■ Integrated PMD subl ..
DP83865DVH/NOPB ,Gig PHYTER V 10/100/1000 Ethernet Physical Layer 128-QFP 0 to 70General DescriptionThe DP83865 is a fully featured Physical Layer transceiver ■ Integrated PMD subl ..
DP83891VQM ,Gig PHYTER 10/100/1000M [Preliminary]FeaturesThe DP83891 is the first fully integrated, feature rich Physi- ■ Fully integrated 10BASE-T,1 ..
DP8390 ,NIC Network Interface ControllerBLOCK DIAGRAMEthernet, Thin Ethernet (Cheapernet) and StarLAN. TheNIC implements all Media Access C ..
DP83901AV ,SNIC Serial Network Interface ControllerFUNCTIONAL DESCRIPTIONcost and area overheads.SNIC used in conjunction with the DP8392 Coaxial Tran ..
DP83902AV ,ST-NIC Serial Network Interface Controller for Twisted PairFUNCTIONAL DESCRIPTIONBus arbitration and memory control logic are integrated toreduce board cost a ..
DS90C031BTM ,LVDS Quad CMOS Differential Line Driverapplications requiring ultra low power dissipa- n High impedance LVDS outputs with power-offtion an ..
DS90C031BTMX ,LVDS Quad CMOS Differential Line DriverFeatures>n 155.5 Mbps (77.7 MHz) switching ratesThe DS90C031B is a quad CMOS differential line driv ..
DS90C031BTMX ,LVDS Quad CMOS Differential Line Driverapplications.Connection Diagram Functional DiagramDual-In-Line10098901Order Number DS90C031BTMSee N ..
DS90C031BTMX ,LVDS Quad CMOS Differential Line DriverElectrical CharacteristicsOver supply voltage and operating temperature ranges, unless otherwise sp ..
DS90C031BTWM ,LVDS Quad CMOS Differential Line DriverElectrical CharacteristicsOver supply voltage and operating temperature ranges, unless otherwise sp ..
DS90C031E-QML ,LVDS Quad CMOS Differential Line Driverapplications.5962-95833Connection DiagramsDual-In-Line LCC PackageDS011946-1Order Number DS90C031TM ..
DP83865DVH
Gig PHYTER V 10/100/1000 Ethernet Physical Layer
65
Gig P
® V
10
/10
0 E
rnet
ysi
cal
LayOctober 2004
General DescriptionThe DP83865 is a fully featured Physical Layer transceiver
with integrated PMD sublayers to support 10BASE-T,
100BASE-TX and 1000BASE-T Ethernet protocols.
The DP83865 is an ultra low power version of the DP83861
and DP83891. It uses advanced 0.18 um, 1.8 V CMOS
technology, fabricated at National Semiconductor’s South
Portland, Maine facility.
The DP83865 is designed for easy implementation of
10/100/1000 Mb/s Ethernet LANs. It interfaces directly to
Twisted Pair media via an external transformer. This device
interfaces directly to the MAC layer through the IEEE
802.3u Standard Media Independent Interface (MII), the
IEEE 802.3z Gigabit Media Independent Interface (GMII),
or Reduced GMII (RGMII).
The DP83865 is a fourth generation Gigabit PHY with field
proven architecture and performance. Its robust perfor-
mance ensures drop-in replacement of existing
10/100 Mbps equipment with ten to one hundred times the
performance using the existing networking infrastructure.
ApplicationsThe DP83865 fits applications in: 10/100/1000 Mb/s capable node cards Switches with 10/100/1000 Mb/s capable ports High speed uplink ports (backbone)
Features Ultra low power consumption typically 1.1 watt Fully compliant with IEEE 802.3 10BASE-T, 100BASE-
TX and 1000BASE-T specifications Integrated PMD sublayer featuring adaptive equalization
and baseline wander compensation according to ANSI
X3.T12 3.3 V or 2.5 V MAC interfaces: IEEE 802.3u MII IEEE 802.3z GMII RGMII version 1.3 User programmable GMII pin ordering IEEE 802.3u Auto-Negotiation and Parallel Detection Fully Auto-Negotiates between 1000 Mb/s, 100 Mb/s,
and 10 Mb/s full duplex and half duplex devices Speed Fallback mode to achieve quality link Cable length estimator LED support for activity, full / half duplex, link1000,
link100 and link10, user programmable (manual on/off),
or reduced LED mode Supports 25 MHz operation with crystal or oscillator. Requires only two power supplies, 1.8 V (core and
analog) and 2.5 V (analog and I/O). 3.3V is supported
as an alternative supply for I/O voltage User programable interrupt Supports Auto-MDIX at 10, 100 and 1000 Mb/s Supports JTAG (IEEE1149.1) 128-pin PQFP package (14mm x 20mm)
SYSTEM DIAGRAMMAGNET
DP8386510/100/1000 Mb/s
ETHERNET PHYSICAL LAYER
25 MHz
STATUS
DP8382010/100/1000 Mb/s
ETHERNET MAC
MII
GMII
RGMII
10BASE-T
100BASE-TX
1000BASE-T
DP83865 Gig PHYTER® V
10/100/1000 Ethernet Physical Layer
