DS90C401M/NOPB ,Dual Low Voltage Differential Signaling (LVDS) Driver 8-SOIC FEATURES DESCRIPTIONThe DS90C401 is a dual driver device optimized for2• Ultra Low Power Dissipatio ..
DS90C401MX ,Dual Low Voltage Differential Signaling (LVDS) DriverElectrical CharacteristicsOver supply voltage and operating temperature ranges, unless otherwise sp ..
DS90C402MX/NOPB ,Dual Low Voltage Differential Signaling (LVDS) Receiver 8-SOIC -40 to 85 SNLS001C –JUNE 1998–REVISED APRIL 2013Switching Characteristics(1)(2)(3)(4)(5)V = +5.0V ± 10%, T = ..
DS90CF363AMTD ,+3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) LinkFeaturesn 20 to 65 MHz shift clock supportThe DS90C363A/DS90CF363A transmitter converts 21 bitsofCM ..
DS90CF363AMTDX ,+3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) LinkFeaturesn 20 to 65 MHz shift clock supportThe DS90C363A/DS90CF363A transmitter converts 21 bitsofCM ..
DS90CF363BMT ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) LinkElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DS90C401M/NOPB
Dual Low Voltage Differential Signaling (LVDS) Driver
NRND
DS90C401
www.ti.com SNLS002C–JUNE 1998–REVISED APRIL 2013
DS90C401 Dual Low Voltage Differential Signaling (LVDS) Driver
Checkfor Samples: DS90C401
1FEATURES DESCRIPTIONThe DS90C401isa dual driver device optimized for
Ultra Low Power Dissipation high data rate and low power applications. This
• Operates Above 155.5 Mbps device along with the DS90C402 providesa pair chip
Standard TIA/EIA-644 solution fora dual high speed point-to-point interface.
The DS90C401isa current mode driver allowing
• 8 Lead SOIC Package Saves Space power dissipation to remain low even at high
• Low Differential Output Swing typical 340 mV frequency.In addition, the short circuit fault currentis
also minimized. The deviceis ina8 lead small
outline package. The differential driver outputs
provides low EMI withits low output swings typically
340 mV.
Connection Diagram
See Package NumberD (SOIC)
Functional Diagram limited ESD protection. The leads shouldbe shorted togetherorthe device placedin conductive foamto prevent electrostatic damagetothe MOS gates.