STSR30D-TR ,SYNCHRONOUS RECTIFIERS DRIVER FOR ADAPTOR FLYBACK CONVERTERBLOCK DIAGRAMJanuary 2004 1/10STSR30
STSR3CD ,SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACKapplications with logic gateCCthreshold mosfets. UVLO feature guarantees proper start-up while it a ..
STSR3CD-TR ,SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACKapplications with logic gateCCthreshold mosfets. UVLO feature guarantees proper start-up while it a ..
STSR3CD-TR ,SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACKSTSR3SYNCHRONOUS RECTIFIERSSMART DRIVER FOR FLYBACK■ SUPPLY VOLTAGE RANGE: 4V TO 5.5V■ TYPICAL PEAK ..
STSR3CD-TR ,SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACKAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
STSR3CD-TR. ,SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACKABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitV DC Input Voltage-0.3 to 6 VCCV Max Gate Drive ..
T5743P3 ,UHF ASK/FSK ReceiverBlock Diagram UHF ASK/FSKUHF ASK/FSKRemote control transmitter Remote control receiverT5743U2741BDe ..
T5743P3 ,UHF ASK/FSK ReceiverFeatures• Two Different IF Receiving Bandwidth Versions Are Available (B = 300 kHz or 600 kHz)IF• 5 ..
T5743P3-TGQ ,UHF ASK/FSK Receiverapplications are in the areas of telemetering, security technology and keyless-entrysystems. It can ..
T5744 ,UHF ASK Receiver ICFeatures• Minimal External Circuitry Requirements, no RF Components on the PC Board Except Matching ..
T5750 ,UHF ASK/FSK TransmitterFeatures• Integrated PLL Loop Filter ESD Protection also at ANT1/ANT2 (4 kV HBM/200 V MM; Except P ..
T5750 ,UHF ASK/FSK TransmitterBlock Diagram UHF ASK/FSK UHF ASK/FSKRemote control transmitter Remote control receiver1 Li cellT5 ..
STSR30-STSR30D-STSR30D-TR
SYNCHRONOUS RECTIFIERS DRIVER FOR ADAPTOR FLYBACK CONVERTER
1/10January 2004 SUPPLY VOLTAGE RANGE: 4V TO 5.5V TYPICAL PEAK OUTPUT CURRENT:
(SOURCE-SINK: 1.5A) OPERATING FREQUENCY:20 TO 500 KHz INHIBIT BLANKING TIME: 700ns AUTOMATIC TURN OFF FOR DUTY-CYCLE
LESS THAN 14% POSSIBILITY TO OPERATEIN
DISCONTINUOUS MODE
DESCRIPTIONSTSR30 Smart DriverIC providesa high current
outputs to properly drive secondary Power
Mosfets used as Synchronous Rectifierin low
output voltage, high efficiency Flyback
Converters. Froma synchronizing clock input,
withdrawn on the secondary sideof the isolation
transformer, theIC generatesa driving signal with
set dead times with respectto the primary side
PWM signal.
The IC operation prevents secondary side
shoot-through conditionsat turn-onof the primary
switch providing anticipationin turn-off the output.
This smart functionis implemented bya fast
cycle-after-cycle logic control mechanism, baseda high frequency oscillator synchronizedby the
clock signal. This anticipationis externally set
through external component.A special Inhibit
function, detecting the voltage across the
Synchronous FET, allowsto shut-off the drive
output during discontinuous mode condition.A
Disable pin allows turning off the device during
no-load condition reducing overall current
consumption.
STSR30SYNCHRONOUS RECTIFIER
SMART DRIVER FOR FLYBACK
BLOCK DIAGRAM
STSR302/10
ABSOLUTE MAXIMUM RATINGS (Note1)AbsoluteMaximum Ratingsare those values beyond which damagetothe device may occur. Functional operation under theseconditionis
not implied.
(*)A higher positive voltage level canbe appliedtothepin witha resistor which limitsthe current flowingintothepinto 10mA maximum
THERMAL DATA(*) This valueis referredtoone layerpcb board with minimum copper connectionsforthe leads.A minimum valueof 120 °C/Wcanbe
obtained improving thermal conductivityofthe board
ORDERING CODES
CONNECTION DIAGRAM (top view)
STSR303/10
PIN DESCRIPTION
STSR304/10
ELECTRICAL CHARACTERISTICS(VCC= 5V, CK= 100kHz, duty-cycle= 50%,V INHIBIT= -200mV,= -40to 125°C,C1 =C2= 100nF ceramic, unless otherwise specified.)
Note1:tRis measured between 10% and 90%ofthe final voltage;tFis measured between 90% and 10%onthe initial voltage
Note2: Parameter guaranteedby design
STSR305/10
Figure1: TIMING DIAGRAM
Figure2: STSR30IN FLYBACK CONVERTER SECONDARY SIDE
NOTES Ceramic CapacitorsC1andC2 mustbe placed very closetotheIC;R1 andR2set theanticipationtimeby partitioning theVCC voltage;R3isa pull-up resistor;R5 limitsthe current flowing through diodeD2 when Freewheeling drain voltageis high;D1 couldbe necessaryto protect INHIBITpin from negative voltages.D2 couldbe necessaryto protect INHIBITpin from voltages higher than VCC SGLGND layout trace mustnot include OUTGATE current paths.
STSR306/10
Figure3: STSR30 SYNCHRONIZATION TECHNIQUE
The synchronizationis basedonthe revelationofthelow levelofthe drain voltageofthe synchronous rectifier.To avoid false triggeringof
the device during discontinuous mode,itis importantthat thelowest levelofthe ringing mustbe higher thantheCk threshold. DiodeD3and
resistorR3 keeptheCk signalto high level even duringthe ringing. OUTGateisthe complementary signaloftheCk with proper dead time
settingto avoid cross-conduction.
Figure4: INHIBIT OPERATION OF OUTGATEIN DISCONTINUOUS CONDUCTION MODE
