SN54LS221J ,DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTSSN54/74LS221DUAL MONOSTABLEMULTIVIBRATORSWITH SCHMITT-TRIGGER INPUTSDUAL MONOSTABLEEach multivibrat ..
SN54LS240 ,OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTSSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54LS240,SN54LS241, ..
SN54LS240J ,OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTSFeatures 3 DescriptionThe SNx4LS24x, SNx4S24x octal buffers and line1• Inputs Tolerant Down to 2 V, ..
SN54LS241J ,OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTSFeatures 3 DescriptionThe SNx4LS24x, SNx4S24x octal buffers and line1• Inputs Tolerant Down to 2 V, ..
SN54LS241J. ,OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTSLogic Diagram (Positive Logic)µ/6240, µ62401An IMPORTANT NOTICE at the end of this data sheet addre ..
SN54LS243J ,QUAD BUS TRANSCEIVERMAXIMUM RATINGSMIN MAX UNIT(2)V Supply voltage 7 VCCV Input voltage 7 VINOFF-state output voltage 5 ..
SN74HC03NSR ,Quadruple 2-Input Positive-NAND Gates With Open-Drain Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74HC04 ,Hex InvertersMaximum Ratings(1)over operating free-air temperature range (unless otherwise noted)MIN MAX UNITV S ..
SN74HC04 ,Hex InvertersBlock Diagram..... 84 Revision HistoryNOTE: Page numbers for previous revisions may differ from pag ..
SN74HC04 ,Hex InvertersElectrical Characteristics....... 512.1 Related Links.. 126.5 Switching Characteristics...... 512.2 ..
SN74HC04D ,Hex InvertersFeatures... 18.4 Device Functional Modes...... 82 Applications..... 19 Application and Implementati ..
SN74HC04DB , HEX INVERTERS
SN54LS221J
DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
(TOP VIEW)
positive logic: Low input to clear resets Q low and------ -- - - - - ---------- *See operational notes — Pulse Trigger Modes
DUAL MONOSTABLE
MULTIVIBRATORS
WITH SCHMITT-TRIGGER INPUTSEach multivibrator of the LS221 features a negative-transition-triggered
input and a positive-transition-triggered input either of which can be used as
an inhibit input.
Pulse triggering occurs at a voltage level and is not related to the transition
time of the input pulse. Schmitt-trigger input circuitry for B input allows
jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit
with excellent noise immunity. A high immunity to VCC noise is also provided
by internal latching circuitry.
Once triggered, the outputs are independent of further transitions of the
inputs and are a function of the timing components. The output pulses can be
terminated by the overriding clear. Input pulse width may be of any duration
relative to the output pulse width. Output pulse width may be varied from 35
nanoseconds to a maximum of 70 s by choosing appropriate timing
components. With Rext = 2.0 kΩ and Cext = 0, a typical output pulse of 30
nanoseconds is achieved. Output rise and fall times are independent of pulse
length.
Pulse width stability is achieved through internal compensation and is
virtually independent of VCC and temperature. In most applications, pulse
stability will only be limited by the accuracy of external timing components.
Jitter-free operation is maintained over the full temperature and VCC ranges
for greater than six decades of timing capacitance (10 pF to 10 μF), and
greater than one decade of timing resistance (2.0 to 70 kΩ for the
SN54LS221, and 2.0 to 100 kΩ for the SN74LS221). Pulse width is defined
by the relationship: tw(out) = CextRext ln 2.0 ≈ 0.7 Cext Rext; where tW is in ns
if Cext is in pF and Rext is in kΩ. If pulse cutoff is not critical, capacitance up
to 1000 μF and resistance as low as 1.4 kΩ may be used. The range of
jitter-free pulse widths is extended if VCC is 5.0 V and 25°C temperature. SN54LS221 and SN74LS221 is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN54/74LS123
FUNCTION TABLE
(EACH MONOSTABLE)
TYPE
TYPICAL
POWER
MAXIMUM
OUTPUT PULSE
DISSIPATION LENGTH
