MC10E141FNR2 ,5V ECL 8-Bit Shift Register3AND8090/DAC Test BoardsAn example of an AC characteristic test board is shown inEach test device i ..
MC10E141FNR2 ,5V ECL 8-Bit Shift RegisterMaximum Ratings are those values beyond which device damage may occur.10E SERIES PECL DC CHARACTERI ..
MC10E141FNR2 ,5V ECL 8-Bit Shift Register
MC10E142FN ,9-BIT SHIFT REGISTER3AN1672/DSection 2: Translation from Different ECL Operating Mode Drivers to Non ECL ReceiversThe f ..
MC10E142FNR2 ,5V ECL 9-Bit Shift Register3AN1504/DMetastable Equationswill have no affect on the output, hence the output does notFlip−flop ..
MC10E142FNR2 ,5V ECL 9-Bit Shift Registerfeatures of an ECL device make itrequirement stems only from the speed performance aspectideal for ..
MC34012-3 ,TELEPHONE TONE RINGER
MC34014 ,TELEPONE SPEECH NETWORK WITH DIALER INTERFACEMOTOROLAI SEMICONDUCTOR Ir-i-r-ii-il-lil-lil-Ill-Ill-ll-Ill-lr.TECHNICAL DATASpecifications) and Ap ..
MC34014DW ,TELEPONE SPEECH NETWORK WITH DIALER INTERFACEMOTOROLAI SEMICONDUCTOR Ir-i-r-ii-il-lil-lil-Ill-Ill-ll-Ill-lr.TECHNICAL DATASpecifications) and Ap ..
MC34014P ,TELEPONE SPEECH NETWORK WITH DIALER INTERFACEMOTOROLAI SEMICONDUCTOR Ir-i-r-ii-il-lil-lil-Ill-Ill-ll-Ill-lr.TECHNICAL DATASpecifications) and Ap ..
MC34016DW ,CORDLESS UNIVERSAL TELEPHONE INTERFACEFEATURES20Line Driver Architecture1• Two DC Masks for Voltage RegulationDW SUFFIX• Two DC Masks for ..
MC34016DW ,CORDLESS UNIVERSAL TELEPHONE INTERFACEELECTRICAL CHARACTERISTICS (All parameters are specified with Bit 0 of Register 1 set to 1, the re ..
MC10E141FNR2
5V ECL 8-Bit Shift Register
MC10E141, MC100E141
5V�ECL 8�Bit Shift Register
The MC10E/100E141 is an 8-bit full-function shift register. The
E141 performs serial/parallel in and serial/parallel out, shifting in either
direction. The eight inputs D0 –D7 accept parallel input data, while
DL/DR accept serial input data for left/right shifting. The Qn outputs do
not need to be terminated for the shift operation to function. To
minimize noise and power, any Q output not used should be left
unterminated.
The select pins, SEL0 and SEL1, select one of four modes of
operation: Load, Hold, Shift Left, Shift Right, according to the Function
Table.
Input data is accepted a set-up time before the positive clock edge. A
HIGH on the Master Reset (MR) pin asynchronously resets all the
registers to zero.
The 100 Series contains temperature compensation. 700 MHz Min. Shift Frequency 8-Bit Full-Function, Bi-Directional Asynchronous Master Reset Pin-Compatible with E241 PECL Mode Operating Range: VCC= 4.2 V to 5.7 V
with VEE= 0 V NECL Mode Operating Range: VCC= 0 V
with VEE= –4.2 V to –5.7 V Internal Input Pulldown Resistors ESD Protection: > 2 KV HBM, > 200 V MM Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D Flammability Rating: UL–94 code V–0 @ 1/8”,
Oxygen Index 28 to 34 Transistor Count = 565 devices
ORDERING INFORMATION
MARKING
DIAGRAMS = Assembly Location = Wafer Lot = Year = Work Week
PLCC–28
FN SUFFIX
CASE 776http://
